Minimum instruction execution time can be changed from high speed (0.1 μs: @ 20 MHz operation with high-
speed system clock) to ultra low-speed (122 μs: @ 32.768 kHz operation with subsystem clock)
{ General-purpose register: 8 bits × 32 registers (8 bits × 8 registers × 4 banks)
{ ROM, RAM capacities